This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed.Find sources: "NOR logic" – news · newspapers · books · scholar · JSTOR (November 2014) (Learn how and when to remove this template message)
A single NOR gate
A single NOR gate

A NOR gate or a NOT OR gate is a logic gate which gives a positive output only when both inputs are negative.

Like NAND gates, NOR gates are so-called "universal gates" that can be combined to form any other kind of logic gate. For example, the first embedded system, the Apollo Guidance Computer, was built exclusively from NOR gates, about 5,600 in total for the later versions. Today, integrated circuits are not constructed exclusively from a single type of gate. Instead, EDA tools are used to convert the description of a logical circuit to a netlist of complex gates (standard cells) or transistors (full custom approach).

NOR

Main article: NOR gate

A NOR gate is logically an inverted OR gate. It has the following truth table:

NOR ANSI Labelled.svg

Q = A NOR B

Truth Table
Input A Input B Output Q
0 0 1
0 1 0
1 0 0
1 1 0

Making other gates by using NOR gates

A NOR gate is a universal gate, meaning that any other gate can be represented as a combination of NOR gates.

NOT

See also: NOT gate

This is made by joining the inputs of a NOR gate. As a NOR gate is equivalent to an OR gate leading to NOT gate, joining the inputs makes the output of the "OR" part of the NOR gate the same as the input, eliminating it from consideration and leaving only the NOT part.

Desired NOT Gate NOR Construction
NOT ANSI Labelled.svg
NOT from NOR.svg
Q = NOT( A ) = A NOR A
Truth Table
Input A Output Q
0 1
1 0

OR

See also: OR gate

An OR gate is made by inverting the output of a NOR gate. Note that we already know that a NOT gate is equivalent to a NOR gate with its inputs joined.

Desired OR Gate NOR Construction
OR ANSI Labelled.svg
OR from NOR.svg
Q = A OR B = ( A NOR B ) NOR ( A NOR B )
Truth Table
Input A Input B Output Q
0 0 0
0 1 1
1 0 1
1 1 1

AND

See also: AND gate

An AND gate gives a 1 output when both inputs are 1. Therefore, an AND gate is made by inverting the inputs of a NOR gate. Again, note that a NOT gate is equivalent to a NOR with its inputs joined.

Desired AND Gate NOR Construction
AND ANSI Labelled.svg
AND from NOR.svg
Q = A AND B = ( A NOR A ) NOR ( B NOR B )
Truth Table
Input A Input B Output Q
0 0 0
0 1 0
1 0 0
1 1 1

NAND

See also: NAND gate

A NAND gate is made by inverting the output of an AND gate. The word NAND means that it is not AND. As the name suggests, it will give 0 when both the inputs are 1.

Desired NAND Gate NOR Construction
NAND ANSI Labelled.svg
NAND from NOR.svg
Q = A NAND B = [ ( A NOR A ) NOR ( B NOR B ) ] NOR
[ ( A NOR A ) NOR ( B NOR B ) ]
Truth Table
Input A Input B Output Q
0 0 1
0 1 1
1 0 1
1 1 0

XNOR

See also: XNOR gate

An XNOR gate is made by connecting four NOR gates as shown below. This construction entails a propagation delay three times that of a single NOR gate.

Desired XNOR Gate NOR Construction
XNOR ANSI Labelled.svg
XNOR from NOR.svg
Q = A XNOR B = [ A NOR ( A NOR B ) ] NOR
[ B NOR ( A NOR B ) ]
Truth Table
Input A Input B Output Q
0 0 1
0 1 0
1 0 0
1 1 1

Alternatively, an XNOR gate is made by considering the conjunctive normal form , noting from de Morgan's Law that a NOR gate is an inverted-input AND gate. This construction uses five gates instead of four.

Desired Gate NOR Construction
XNOR ANSI Labelled.svg
XNOR from NOR 2.svg
Q = A XNOR B = [ B NOR ( A NOR A ) ] NOR
[ A NOR ( B NOR B ) ]

XOR

See also: XOR gate

An XOR gate is made by considering the conjunctive normal form , noting from de Morgan's Law that a NOR gate is an inverted-input AND gate. This construction entails a propagation delay three times that of a single NOR gate and uses five gates.

Desired XOR Gate NOR Construction
XOR ANSI Labelled.svg
XOR from NOR.svg
Q = A XOR B = [ ( A NOR A ) NOR ( B NOR B ) ] NOR
( A NOR B )
Truth Table
Input A Input B Output Q
0 0 0
0 1 1
1 0 1
1 1 0

Alternatively, the 4-gate version of the XNOR gate can be used with an inverter. This construction has a propagation delay four times (instead of three times) that of a single NOR gate.

Desired Gate NOR Construction
XOR ANSI Labelled.svg
XOR from NOR 2.svg
Q = A XOR B = { [ A NOR ( A NOR B ) ] NOR
[ B NOR ( A NOR B ) ] } NOR
{ [ A NOR ( A NOR B ) ]
NOR [ B NOR ( A NOR B ) ] }

See also

References