This article includes a list of references, related reading, or external links, but its sources remain unclear because it lacks inline citations. Please help to improve this article by introducing more precise citations. (September 2017) (Learn how and when to remove this template message)
This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed.Find sources: "PowerPC e300" – news · newspapers · books · scholar · JSTOR (September 2017) (Learn how and when to remove this template message)
| POWER, PowerPC, and Power ISA architectures |
|---|
| NXP (formerly Freescale and Motorola) |
| IBM |
|
| IBM/Nintendo |
| Other |
| Related links |
| Cancelled in gray, historic in italic |
The PowerPC e300 is a family of 32-bit PowerPC microprocessor cores developed by Freescale for primary use in system-on-a-chip (SoC) designs with speed ranging up to 800 MHz, thus making them ideal for embedded applications.
The e300 is a superscalar RISC core with 16/16 or 32/32 kB L1 data/instruction caches, a four-stage pipeline with load/store, system register, branch prediction and integer unit with optional double precision FPU. The e300 core is completely backwards compatible with the G2 and PowerPC 603e cores from which it derives.
The e300 core is the CPU part of several SoC processors from Freescale:
- The MPC83xx PowerQUICC II Pro family of telecom and network processors.
- The MPC51xx and MPC52xx family of automotive and industrial control processors.
- MSC7120 GPON, optical network processor integrated DSP unit.[1]