You do not have permission to edit this page, for the following reasons:

This IP address has been blocked from editing Wikipedia.
This does not affect your ability to read Wikipedia pages.
Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

The IP address or range 3.85.0.0/16 has been blocked (disabled) by ‪ST47‬ for the following reason(s):

The IP address that you are currently using has been blocked because it is believed to be a web host provider. To prevent abuse, web hosts may be blocked from editing Wikipedia.
You will not be able to edit Wikipedia using a web host provider because it hides your IP address, much like a proxy or VPN.
We recommend that you attempt to use another connection to edit. For example, if you use a proxy or VPN to connect to the internet, turn it off when editing Wikipedia. If you edit using a mobile connection, try using a Wi-Fi connection, and vice versa. If you are using a corporate internet connection, switch to a different Wi-Fi network. If you have a Wikipedia account, please log in.
If you do not have any other way to edit Wikipedia, you will need to request an IP block exemption.

How to appeal if you are confident that your connection does not use a web host's IP address:
If you are confident that you are not using a web host, you may appeal this block by adding the following text on your talk page: ((unblock|reason=Caught by a web host block but this host or IP is not a web host. My IP address is _______. Place any further information here. ~~~~)). You must fill in the blank with your IP address for this block to be investigated. Your IP address can be determined here. Alternatively, if you wish to keep your IP address private you can use the unblock ticket request system. There are several reasons you might be editing using the IP address of a web host (such as if you are using VPN software or a business network); please use this method of appeal only if you think your IP address is in fact not a web host.

Administrators: The IP block exemption user right should only be applied to allow users to edit using web host in exceptional circumstances, and they should usually be directed to the functionaries team via email. If you intend to give the IPBE user right, a CheckUser needs to take a look at the account. This can be requested most easily at SPI Quick Checkuser Requests. Unblocking an IP or IP range with this template is highly discouraged without at least contacting the blocking administrator.

This block will expire on 21:48, 22 February 2026.

Even when blocked, you will usually still be able to edit your user talk page, as well as email administrators and other editors.

For information on how to proceed, please read the FAQ for blocked users and the guideline on block appeals. The guide to appealing blocks may also be helpful.

Other useful links: Blocking policy · Help:I have been blocked
Your IP address is in a range that has been blocked on all Wikimedia Foundation wikis. The block was made by ‪Jon Kolbert‬. The reason given is Open proxy/Webhost: See the help page if you are affected .
- Start of block: 05:35, 21 February 2024
- Expiry of block: 05:35, 21 February 2029
Your current IP address is 3.85.235.113. The blocked range is 3.85.0.0/16. Please include all above details in any queries you make. If you believe you were blocked by mistake, you can find additional information and instructions in the No open proxies global policy. Otherwise, to discuss the block please post a request for review on Meta-Wiki. You could also send an email to the stewards VRT queue at stewards@wikimedia.org including all above details.

You can view and copy the source of this page:

((More citations needed|date=January 2021))
((Infobox CPU
|name           = Cyrix Cx486DLC
|image          = Cyrix Cx486DLC-33GP.jpg
|image_size     = 200px
|caption        = Cyrix Cx486DLC microprocessor
|soldby         = [[Cyrix]], [[Texas Instruments]]
|designfirm     = Cyrix
|manuf1         = ((plainlist|
*Texas Instruments
*SGS-Thomson
))
|produced-start = 
|produced-end   = 
|model          = 
|transistors    = 
|slowest        = 25  |slow-unit = MHz
|fastest        = 66  |fast-unit = MHz
|fsb-slowest    = 25  |fsb-slow-unit = MHz
|fsb-fastest    = 40  |fsb-fast-unit = MHz
|sock1          = 
|sock2          = 
|brand1         = 
|arch           = [[IA-32]]/[[x86]]
|microarch      =
|cpuid          =
|code           = 
|numcores       = 1
|l1cache        = 1 KB (Cx486)<br/>8 KB (TI486SXL)
|application    = Desktop
|successor      = [[Cyrix Cx486]]
))
The '''Cyrix Cx486DLC''' is an x86 desktop [[microprocessor]] developed by [[Cyrix]]. It was Cyrix's second [[CPU]] offering, released years after selling [[Floating-point unit|math coprocessors]] that competed with [[Intel|Intel's]] units and offered better performance at a comparable or lower price. It was released in June of 1992, with a price of $119 for computer manufacturers.<ref>((Cite news|last=Quinlan|first=Tom|date=8 June 1992|title=Cyrix 486DX clone hits Intel hard on price|volume=14|pages=17|work=[[InfoWorld]]|issue=23|publisher=[[InfoWorld Media Group, Inc.]]|url=https://books.google.com/books?id=YFEEAAAAMBAJ&dq=cyrix+cx486dlc&pg=PA17|access-date=18 February 2022|issn=0199-6649))</ref><ref>((Cite news|date=6 June 1992|title=Cyrix unveils desktop chip|work=[[Victoria Advocate]]|url=https://www.newspapers.com/image/432351150/?terms=Cyrix%20Cx486DLC&match=1|access-date=21 February 2022))</ref>

== Specifications ==
The 486DLC is a 486 desktop CPU from [[Cyrix]], intended to compete with the Intel 486SX and DX. [[Texas Instruments]], who manufactured the 486DLC for Cyrix, later released its own version of the chip, the TI486S'''X'''L, with 8 KB internal cache vs 1 KB of the original Cyrix design.<ref>((Cite news|date=11 October 1993|title=New TI Chips|pages=16|work=[[Computerworld]]|url=https://books.google.com/books?id=FBSmSL270wkC&dq=Texas+instruments+486SXL&pg=PA16|access-date=21 February 2022))</ref> The similarly named [[IBM 386SLC|IBM 486DLC]], 486DLC2, 486DLC3 (aka Blue Lightning) are often confused with the Cyrix chips, but are not related and are instead based on Intel's i486 design.

Like the later and more famous [[Cyrix Cx5x86]], it is a hybrid CPU, incorporating features of a new CPU (the [[Intel 80486]]) while plugging into its predecessor's (386DX) PGA132 socket. It runs at speeds of 25, 33, and 40&nbsp;MHz.<ref>((Cite news|date=16 April 1993|title=Competition benefits consumers, Advancing technology produces good buys on computer chips|pages=36|work=[[Argus-Leader]]|url=https://www.newspapers.com/image/239878557/?terms=Cyrix%20Cx486DLC&match=1|access-date=21 February 2022))</ref>

The 486DLC can be described as a 386DX with the 486 instruction set and 1&nbsp;KB of on-board [[L1 cache]] added. Because it uses the 386DX bus (unlike its 16-bit cousin, the [[486SLC]]), it is a fully [[32-bit]] chip. Like the 386 and 486SX, it has no on-board math [[coprocessor]], but unlike the 486SX, it can make use of an Intel 387DX or compatible numeric [[x87]] coprocessor. Due to the smaller L1 cache, the 486DLC can not compete on a clock-for-clock basis with the 486SX, but a 33&nbsp;MHz 486DLC can keep pace with a 25&nbsp;MHz 486SX, cost less, and offers the ability to upgrade further with the addition of a math coprocessor.

While advertisements from smaller manufacturers touted the superiority of their 486DLC over name-brand computers sporting a 486SX, the only advantage the 486DLC offers over the 486SX is the ability to add a math coprocessor. The Intel 487 "math coprocessor" for 486SX users is a CPU replacement&mdash;a 486DX with a different pinout&mdash;and originally cost several hundred dollars more than a 387.

As prices on Intel's 486 line fell, Cyrix found it more and more difficult for its 486SLC and DLC CPUs to compete and released a fully pin-compatible version of the 486SX and DX in 1993.

The 486DLC did not see widespread use among large OEMs, but it was widely known among the hardware enthusiast community that an [[Am386|AMD 386DX-40]] or Cyrix 486DLC-33 could keep up with a 486SX-25 at a lower cost, so it gained a small following among budget-minded enthusiasts. It was also sometimes used as a replacement for a 386 CPU to give a small speed boost. However, the 486DLC was not designed to be a direct CPU replacement and could lead to stability problems in older boards it was not intended for. "Cyrix-aware" motherboards usually had a few extra cache control lines to maintain cache coherency, as well as CPU register control in the BIOS to enable/disable the on-board cache. Cyrix later released a clock-doubled "direct replacement" upgrade package for 386DX systems called the Cx486DRu2. This kit included a standard 486DLC with an extra "dingus" that sits between the CPU and [[CPU socket|socket]] and provides the control lines for cache coherency. These kits were quickly superseded by the Cx486DRx2 CPU, which integrates the cache coherency circuitry into the CPU itself. The Cx486DRx2 appeared on the market in 1994, by which time the 486 was already being displaced by the Pentium. Sales were poor due to the high price and the underwhelming performance compared to a true Intel 486DX2. It was often cheaper to purchase a new 486 motherboard than to invest in an upgrade CPU.<ref>((cite news |last1=Robert |first1=Lock |title=Motherboard Buying Guide |url=https://thetechdj.com/how-to-choose-the-right-motherboard-for-your-pc/ |accessdate=17 October 2018 |work=Computer |date=October 1995))</ref>
<gallery mode="packed" heights="200">
Cyrix Cx486DLC die.JPG|Die shot of Cx486DLC
KL Cyrix 486DRx2.jpg|Cyrix Cx486DRx2
Cyrix Cx486DRx2 die.jpg|Die shot of Cx486DRx2
KL Upgrade 386.jpg|Cyrix 486DLC, Cyrix 486DRx2, and TI 486DLC/E
TI TX486DLC.jpg|TI TX486DLC
</gallery>

== Versions ==
=== Cx486DLC ===

=== TI486DLC ===
{| class="wikitable"
!Model
!Bus Speed
!Frequency
!Cache
!Voltage
!Notes
|-
|'''TX486DLC-25-GA'''
|25 MHz
|25 MHz
|1 KB
|5V
| rowspan="2" |132-pin [[Pin grid array|PGA]] package.
|-
|'''TX486DLC-33-BGA'''
|33 MHz
|33 MHz
|1 KB
|5V
|-
|'''TX486DLC/E-33-GA'''
|33 MHz
|33 MHz
|1 KB
|5V
|Advanced power management, 132-pin [[Pin grid array|PGA]] package.
|-
|'''TX486DLC/E-V33-GA'''
|33 MHz
|33 MHz
|1 KB
|3.3V
|Advanced power management, low voltage, 132-pin [[Pin grid array|PGA]] package.
|-
|'''TX486DLC-40-BGA'''
|40 MHz
|40 MHz
|1 KB
|5V
|132-pin [[Pin grid array|PGA]] package.
|-
|'''TX486DLC/E-40-GA'''
|40 MHz
|40 MHz
|1 KB
|5V
|Advanced power management, 132-pin [[Pin grid array|PGA]] package.
|}

=== TI486SXL ===
The TI486SXL was Texas Instrument's version of the Cx486DLC. They had 8 KB of cache over the original 1 KB, and a 32-bit bus.
{| class="wikitable"
|+[https://usermanual.wiki/Document/1994TI486SXLCandTI486SXLMicroprocessorsReferenceGuide.1822911953/view Reference Guide]
!Model
!Bus Speed
!Frequency
!Cache
!Voltage
!Notes
|-
|'''TI486SXL-040S-GA'''
|20-40 MHz†
|40 MHz
|8 KB
|5V
| rowspan="2" |132-pin [[Pin grid array|PGA]] package.
|-
|'''TI486SXL2-050S-GA'''
|25 MHz
|50 MHz
|8 KB
|5V
|-
|'''TI486SXL-040-PCE'''
|20-40 MHz†
|40 MHz
|8 KB
|5V
|144-pin TEP package.
|-
|'''TI486SXL-G40-HBN'''
|20-40 MHz†
|40 MHz
|8 KB
|3.3, 5V•
| rowspan="4" |144-pin [[Quad flat package|QFP]] ceramic package.
|-
|'''TI486SXL2-G50-HBN'''
|25 MHz
|50 MHz
|8 KB
|3.3, 5V•
|-
|'''TI486SXL-040-HBN'''
|20-40 MHz†
|40 MHz
|8 KB
|5V
|-
|'''TI486SXL2-050-HBN'''
|25 MHz
|50 MHz
|8 KB
|5V
|-
|'''TI486SXL-G40-GA'''
|20-40 MHz†
|40 MHz
|8 KB
|3.3, 5V•
| rowspan="3" |168-pin [[Pin grid array|PGA]] package.
|-
|'''TI486SXL2-G50-GA'''
|25 MHz
|50 MHz
|8 KB
|3.3, 5V•
|-
|'''TI486SXL2-G66-GA'''
|33 MHz
|66 MHz
|8 KB
|3.3, 5V•
|-
|'''TI486SXL-V40-GA'''
|20-40 MHz†
|40 MHz
|8 KB
|3.3V
| rowspan="2" |Low-power version, 168-pin [[Pin grid array|PGA]] package.
|-
|'''TI486SXL2-V50-GA'''
|25 MHz
|50 MHz
|8 KB
|3.3V
|-
|'''TI486SXL-040-GA'''
|20-40 MHz†
|40 MHz
|8 KB
|5V
| rowspan="2" |168-pin [[Pin grid array|PGA]] package.
|-
|'''TI486SXL2-050-GA'''
|25 MHz
|50 MHz
|8 KB
|5V
|-
| colspan="6" |† - Can operate at nonclock-doubled 40 MHz or clock-doubled 20/40 MHz.
• - Runs at 3.3V but can tolerate 5V operation.
|}

=== Cx486DRx2 ===
{| class="wikitable"
|+[https://www.farnell.com/datasheets/100667.pdf Cx486DRx2/Cx486SRx2 Datasheet]
!Model
!Bus Speed
!Frequency
!Cache
!Voltage
!Notes
|-
|'''Cx486DRx2-25/50'''
|25 MHz
|50 MHz
|1 KB
|5V
|Upgrade version of the DLC, compatible with 386DX-16, 20, or 25 MHz systems.
|-
|'''Cx486DRx2-33/66'''
|33 MHz
|66 MHz
|1 KB
|5V
|Upgrade version of the DLC, compatible with 386DX-33 MHz systems.
|}

==See also==
* '''[[Cyrix Cx486SLC]]''' - The notebook computer version of the 486DLC.

== References ==
((Reflist))

((DEFAULTSORT:Cyrix Cx486dlc))
[[Category:Cyrix x86 microprocessors|Cx486Dlc]]
[[Category:Computer-related introductions in 1992]]

Pages transcluded onto the current version of this page (help):

Cyrix Cx486DLC (edit)
Template:Ambox (view source) (template editor protected)
Template:Cite news (view source) (protected)
Template:Find sources mainspace (view source) (template editor protected)
Template:Infobox (view source) (template editor protected)
Template:Infobox CPU (view source) (semi-protected)
Template:Main other (view source) (protected)
Template:More citations needed (view source) (template editor protected)
Template:Plainlist (view source) (protected)
Template:Plainlist/styles.css (view source) (protected)
Template:Reflist (view source) (protected)
Template:Reflist/styles.css (view source) (protected)
Template:Template other (view source) (protected)
Template:Unbulleted list (view source) (template editor protected)
Module:Arguments (view source) (protected)
Module:Category handler (view source) (protected)
Module:Category handler/blacklist (view source) (protected)
Module:Category handler/config (view source) (protected)
Module:Category handler/data (view source) (protected)
Module:Category handler/shared (view source) (protected)
Module:Check for unknown parameters (view source) (protected)
Module:Citation/CS1 (view source) (protected)
Module:Citation/CS1/COinS (view source) (protected)
Module:Citation/CS1/Configuration (view source) (protected)
Module:Citation/CS1/Date validation (view source) (protected)
Module:Citation/CS1/Identifiers (view source) (protected)
Module:Citation/CS1/Utilities (view source) (protected)
Module:Citation/CS1/Whitelist (view source) (protected)
Module:Citation/CS1/styles.css (view source) (protected)
Module:Find sources (view source) (template editor protected)
Module:Find sources/config (view source) (template editor protected)
Module:Find sources/links (view source) (template editor protected)
Module:Find sources/templates/Find sources mainspace (view source) (template editor protected)
Module:Infobox (view source) (template editor protected)
Module:Infobox/styles.css (view source) (template editor protected)
Module:InfoboxImage (view source) (template editor protected)
Module:List (view source) (protected)
Module:Message box (view source) (protected)
Module:Message box/ambox.css (view source) (protected)
Module:Message box/configuration (view source) (protected)
Module:Namespace detect/config (view source) (protected)
Module:Namespace detect/data (view source) (protected)
Module:TableTools (view source) (protected)
Module:Unsubst (view source) (protected)
Module:Yesno (view source) (protected)

Return to Cyrix Cx486DLC.

Retrieved from "https://en.wikipedia.org/wiki/Cyrix_Cx486DLC"