You do not have permission to edit this page, for the following reasons:

This IP address has been blocked from editing Wikipedia.
This does not affect your ability to read Wikipedia pages.
Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

The IP address or range 44.200.0.0/16 has been blocked (disabled) by ‪Blablubbs‬ for the following reason(s):

The IP address that you are currently using has been blocked because it is believed to be a web host provider or colocation provider. To prevent abuse, web hosts and colocation providers may be blocked from editing Wikipedia.
You will not be able to edit Wikipedia using a web host or colocation provider because it hides your IP address, much like a proxy or VPN.
We recommend that you attempt to use another connection to edit. For example, if you use a proxy or VPN to connect to the internet, turn it off when editing Wikipedia. If you edit using a mobile connection, try using a Wi-Fi connection, and vice versa. If you are using a corporate internet connection, switch to a different Wi-Fi network. If you have a Wikipedia account, please log in.
If you do not have any other way to edit Wikipedia, you will need to request an IP block exemption.

How to appeal if you are confident that your connection does not use a colocation provider's IP address:
If you are confident that you are not using a web host, you may appeal this block by adding the following text on your talk page: ((unblock|reason=Caught by a colocation web host block but this host or IP is not a web host. My IP address is _______. Place any further information here. ~~~~)). You must fill in the blank with your IP address for this block to be investigated. Your IP address can be determined here. Alternatively, if you wish to keep your IP address private you can use the unblock ticket request system. There are several reasons you might be editing using the IP address of a web host or colocation provider (such as if you are using VPN software or a business network); please use this method of appeal only if you think your IP address is in fact not a web host or colocation provider.

Administrators: The IP block exemption user right should only be applied to allow users to edit using web host in exceptional circumstances, and requests should usually be directed to the functionaries team via email. If you intend to give the IPBE user right, a CheckUser needs to take a look at the account. This can be requested most easily at SPI Quick Checkuser Requests. Unblocking an IP or IP range with this template is highly discouraged without at least contacting the blocking administrator.

This block will expire on 16:45, 10 February 2025.

Even when blocked, you will usually still be able to edit your user talk page, as well as email administrators and other editors.

For information on how to proceed, please read the FAQ for blocked users and the guideline on block appeals. The guide to appealing blocks may also be helpful.

Other useful links: Blocking policy · Help:I have been blocked
Your IP address is in a range that has been blocked on all Wikimedia Foundation wikis. The block was made by ‪AntiCompositeNumber‬. The reason given is Open proxy/Webhost: Visit the FAQ if you are affected .
- Start of block: 13:55, 18 August 2022
- Expiry of block: 13:55, 18 March 2025
Your current IP address is 44.200.254.7. The blocked range is 44.200.0.0/16. Please include all above details in any queries you make. If you believe you were blocked by mistake, you can find additional information and instructions in the No open proxies global policy. Otherwise, to discuss the block please post a request for review on Meta-Wiki. You could also send an email to the stewards VRT queue at stewards@wikimedia.org including all above details.

You can view and copy the source of this page:

((Short description|Type of computer memory))
((Distinguish|text=[[synchronous dynamic random-access memory]] (SDRAM)))
[[File:Hyundai RAM HY6116AP-10.jpg|thumb|alt=|A static RAM chip from a [[Nintendo Entertainment System]] clone (2K × 8&nbsp;bits)]]

((Memory types))

'''Static random-access memory''' ('''static RAM''' or '''SRAM''') is a type of [[random-access memory]] (RAM) that uses [[Flip-flop (electronics)|latching circuitry (flip-flop)]] to store each bit. SRAM is [[volatile memory]]; data is lost when power is removed.

The term ''static'' differentiates SRAM from [[dynamic random-access memory|DRAM]] (''dynamic'' random-access memory):

* SRAM will hold its data permanently in the presence of power, while data in DRAM decays in seconds and thus must be periodically [[memory refresh|refreshed]].  
* SRAM is faster than DRAM but it is more expensive in terms of silicon area and cost.
* SRAM is typically used for the [[CPU cache|cache]] and internal [[CPU register|registers]] of a [[CPU]] while DRAM is used for a computer's [[main memory]].

==History==
Semiconductor bipolar SRAM was invented in 1963 by Robert Norman at [[Fairchild Semiconductor]].<ref>((cite web |title=1966: Semiconductor RAMs Serve High-speed Storage Needs |url=https://www.computerhistory.org/siliconengine/semiconductor-rams-serve-high-speed-storage-needs/ |website=[[Computer History Museum]] |access-date=19 June 2019))</ref> The [[metal–oxide–semiconductor]] SRAM (MOS-SRAM) was invented in 1964 by John Schmidt at Fairchild Semiconductor. It was a 64-bit MOS p-channel SRAM.<ref>((cite web |title=1970: MOS dynamic RAM competes with magnetic core memory on price|url=https://www.computerhistory.org/siliconengine/mos-dynamic-ram-competes-with-magnetic-core-memory-on-price/ |website=[[Computer History Museum]]))</ref><ref>((cite web |title=Memory lectures|url=https://faculty.kfupm.edu.sa/COE/mudawar/coe501/lectures/05-MainMemory.pdf))</ref>

SRAM was the main driver behind any new [[CMOS]]-based technology fabrication process since 1959 when CMOS was invented.<ref name=":0">((Cite web|last=Walker|first=Andrew|date=December 17, 2018|title=The Trouble with SRAM|url=https://www.eetimes.com/the-trouble-with-sram/|work=[[EE Times]]))</ref>

In 1964, Arnold Farber and Eugene Schlig, working for IBM, created a hard-wired memory cell, using a [[transistor]] gate and [[tunnel diode]] [[Flip-flop (electronics)|latch]]. They replaced the latch with two transistors and two [[resistor]]s, a configuration that became known as the Farber-Schlig cell. That year they submitted an invention disclosure, but it was initially rejected.<ref>((cite patent |country=US |number=3354440A |invent1=Arnold S. Farber |invent2=Eugene S. Schlig |assign1=IBM |title=Nondestructive memory array |gdate=1967-11-21))((dead link|date=January 2024))</ref><ref>((cite book | author1= Emerson W. Pugh | author2= Lyle R. Johnson | author3= John H. Palmer | title=IBM's 360 and Early 370 Systems | year=1991 | page=462 |publisher=MIT Press | isbn=9780262161237 | url=https://books.google.com/books?id=MFGj_PT_clIC))</ref> In 1965, Benjamin Agusta and his team at IBM created a 16-bit silicon memory chip based on the Farber-Schlig cell, with 80 transistors, 64 resistors, and 4 diodes.

In April 1969, Intel Inc. introduced its first product, Intel 3101, a SRAM memory chip intended to replace bulky [[magnetic-core memory]] modules; Its capacity was 64 bits (In the first versions, only 63 bits were usable due to a bug)<ref>((Cite journal |last1=Volk |first1=Andrew M. |last2=Stoll |first2=Peter A. |last3=Metrovich |first3=Paul |date=First Quarter 2001 |title=Recollections of Early Chip Development at Intel |url=https://www.intel.com/content/dam/www/public/us/en/documents/research/2001-vol05-iss-1-intel-technology-journal.pdf#page=11 |journal=Intel Technology Journal |volume=5 |issue=1 |pages=11 |via=Intel))</ref> and was based on [[bipolar junction transistor]]s<ref name=":2">((Cite web |date=2018-05-14 |title=Intel at 50: Intel's First Product – the 3101 |url=https://newsroom.intel.com/news/intel-at-50-intels-first-product-3101/ |url-status=dead |archive-url=https://web.archive.org/web/20230201231900/https://newsroom.intel.com/news/intel-at-50-intels-first-product-3101/ |archive-date=2023-02-01 |access-date=2023-02-01 |website=Intel Newsroom |language=en-US))</ref> it was designed by using [[rubylith]].<ref>((Citation |title=Intel 64 bit static RAM rubylith : 6 |date=c. 1970 |url=https://www.computerhistory.org/collections/catalog/102718783 |access-date=2023-01-28))</ref>

==Characteristics==
Though it can be characterized as [[volatile memory]], SRAM exhibits [[data remanence]].<ref name="skorobogatov">((cite journal|title=Low temperature data remanence in static RAM|author=Sergei Skorobogatov|website =University of Cambridge, Computer Laboratory|date=June 2002|doi=10.48456/tr-536 |url=http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-536.html|access-date=2008-02-27))</ref>

SRAM offers a simple data access model and does not require a refresh circuit. Performance and reliability are good and power consumption is low when idle.<ref name= "Null">((cite book |last1=Null |first1=Linda |last2=Lobur |first2=Julia |url=https://books.google.com/books?id=QGPHAl9GE-IC |title=The Essentials of Computer Organization and Architecture |publisher=Jones and Bartlett Publishers |year=2006 |page=282 |isbn=978-0763737696 |accessdate=2021-09-14 ))</ref>

Since SRAM requires more transistors per bit to implement, it is less dense and more expensive than DRAM and also has a higher [[Power (physics)|power]] consumption during read or write access. The power consumption of SRAM varies widely depending on how frequently it is accessed.<ref name= "Null" />

==Applications==
[[File:STM32-SEM-HD.jpg|thumb|SRAM cells on the [[Die (integrated circuit)|die]] of a STM32F103VGT6 [[microcontroller]] as seen by a [[scanning electron microscope]]. Manufactured by [[STMicroelectronics]] using a 180-[[nanometre]] process. Topology of the cells is clearly visible.]]
[[Image:STM32F103VGT6-SRAM.jpg|thumb|Comparison image of 180 [[nanometre]] SRAM cells on a STM32F103VGT6 [[microcontroller]] as seen by an [[optical microscope]] ]]

===((anchor|EMBEDDED))Embedded use===
Many categories of industrial and scientific subsystems, automotive electronics, and similar [[embedded system]]s, contain SRAM which, in this context, may be referred to as '''ESRAM'''.<ref>((cite web |url=https://wccftech.com/microsoft-xbox-esram-huge-win-explains-reaching-1080p60-fps/ |title=Microsoft Says Xbox One's ESRAM is a "Huge Win" – Explains How it Allows Reaching 1080p/60 FPS |author=Fahad Arif |date=Apr 5, 2014 |access-date=2020-03-24))</ref> Some amount (kilobytes or less) is also embedded in practically all modern appliances, toys, etc. that implement an electronic user interface.

SRAM in its [[dual-ported RAM|dual-ported]] form is sometimes used for real-time [[digital signal processing]] circuits.<ref>((citation |title=Shared Memory Interface with the TMS320C54x DSP |url=https://www.ti.com/lit/an/spra441/spra441.pdf |access-date=2019-05-04))</ref>

===In computers===
SRAM is also used in personal computers, workstations, routers and peripheral equipment: CPU [[register file]]s, internal [[CPU cache]]s, internal [[GPU cache]]s and external [[Burst mode (computing)|burst mode]] SRAM caches, [[hard disk]] buffers, [[router (computing)|router]] buffers, etc. [[LCD screen]]s and [[Computer printer|printer]]s also normally employ SRAM to hold the image displayed (or to be printed). LCDs can have SRAM in their LCD controllers. SRAM was used for the main memory of many early personal computers such as the [[ZX80]], [[TRS-80 Model 100]], and [[VIC-20]].

Some early [[memory card]]s in the late 1980s to early 1990s used SRAM as a storage medium, which required a lithium battery to keep the contents of the SRAM.<ref name="auto1">((Cite magazine |first=Nick |last=Stam |url=https://books.google.com/books?id=x2Fa5SDi0G8C&dq=memory+cards+SRAM+battery&pg=PA270 |title=PCMCIA's System Architecture |magazine=PC Mag |date=December 21, 1993 |publisher=Ziff Davis, Inc. |via=Google Books))</ref><ref>((Cite magazine|url=https://books.google.com/books?id=-Xr7Ic-ivyMC&dq=atari+portfolio+memory+card&pg=PT318 |first=Jonathan |last=Matzkin |title=$399 Atari Portfolio Takes on Hand-held Poqet PC |magazine=PC Mag |date=December 26, 1989|publisher=Ziff Davis, Inc. |via=Google Books))</ref>

=== Integrated on chip ===
SRAM may be integrated on chip for:

* the RAM in [[microcontrollers]] (usually from around 32&nbsp;bytes to a [[megabyte]]),
* the on-chip [[CPU cache|caches]] in more powerful CPUs, such as the [[x86]] family, and many others (from 8&nbsp;[[kilobyte|KB]], up to many megabytes),
* the registers and parts of the state-machines used in some microprocessors (see [[register file]]),
* [[scratchpad memory]],
* [[application-specific integrated circuit]]s (ASICs) (usually in the order of kilobytes),
* and in [[field-programmable gate array]]s (FPGAs) and [[complex programmable logic device]]s (CPLDs).

===Hobbyists===
Hobbyists, specifically home-built processor enthusiasts,<ref>((Cite web|url=https://3.14.by/en/read/homemade-cpus|title=Homemade CPU – from scratch : Svarichevsky Mikhail|website=3.14.by))</ref> often prefer SRAM due to the ease of interfacing. It is much easier to work with than DRAM as there are no refresh cycles and the address and data buses are often directly accessible.<ref>((cite web |url=https://byjus.com/gate/difference-between-sram-and-dram/ |title=Difference Between SRAM and DRAM |access-date=2024-04-12))</ref> In addition to buses and power connections, SRAM usually requires only three controls: Chip Enable (CE), Write Enable (WE) and Output Enable (OE). In synchronous SRAM, Clock (CLK) is also included.<ref>((cite web |url=https://www.eeherald.com/section/design-guide/esmod15.html |title=Embedded Systems Course- module 15: SRAM memory interface to microcontroller in embedded systems |access-date=2024-04-12))</ref>

==Types of SRAM==

===Non-volatile SRAM===
[[nvSRAM|Non-volatile SRAM]] (nvSRAM) has standard SRAM functionality, but they save the data when the power supply is lost, ensuring preservation of critical information. nvSRAMs are used in a wide range of situations((snd))networking, aerospace, and medical, among many others<ref>((cite book|title=Computer organization.|url=https://archive.org/details/isbn_9780071143097|url-access=registration|publisher=McGraw-Hill|location=[S.l.]|isbn=978-0-07-114323-3|edition=4th|date=1996-07-01))</ref>((snd))where the preservation of data is critical and where batteries are impractical.

===((anchor|Pseudo SRAM))Pseudostatic RAM===
[[Pseudostatic RAM]] (PSRAM) is DRAM combined with a self-refresh circuit.<ref>((cite web |url=https://media.digikey.com/pdf/Data%20Sheets/Micron%20Technology%20Inc%20PDFs/MT45V256KW16PEGA.pdf |title=3.0V Core Async/Page PSRAM Memory |publisher=Micron |ref=MT45V256 |access-date=2019-05-04))</ref> It appears externally as slower SRAM, albeit with a density and cost advantage over true SRAM, and without the access complexity of DRAM.

===By transistor type===
* [[Bipolar junction transistor]] (used in [[transistor-transistor logic|TTL]] and [[emitter coupled logic|ECL]])((snd)) very fast but with high power consumption
* [[MOSFET]] (used in [[CMOS]])((snd)) low power

=== By numeral system ===

* Binary
* [[Ternary numeral system|Ternary]]

===By function===
* [[Asynchronous circuit|Asynchronous]]((snd)) independent of clock frequency; data in and data out are controlled by address transition. Examples include the ubiquitous 28-pin 8K&nbsp;×&nbsp;8 and 32K&nbsp;×&nbsp;8 chips (often but not always named something along the lines of [[6264]] and 62C256 respectively), as well as similar products up to 16&nbsp;Mbit per chip.
* [[Synchronization|Synchronous]]((snd)) all timings are initiated by the clock edges. Address, data in and other control signals are associated with the clock signals.
In the 1990s, asynchronous SRAM used to be employed for fast access time. Asynchronous SRAM was used as [[main memory]] for small cache-less embedded processors used in everything from [[industrial electronics]] and [[measurement system]]s to [[hard disk]]s and networking equipment, among many other applications. Nowadays, synchronous SRAM (e.g. DDR SRAM) is rather employed similarly to synchronous DRAM((snd))[[DDR SDRAM]] memory is rather used than [[asynchronous DRAM]]. Synchronous memory interface is much faster as access time can be significantly reduced by employing [[pipeline (computing)|pipeline]] architecture. Furthermore, as DRAM is much cheaper than SRAM, SRAM is often replaced by DRAM, especially in the case when a large volume of data is required. SRAM memory is, however, much faster for random (not block / burst) access. Therefore, SRAM memory is mainly used for [[CPU cache]], small on-chip memory, [[FIFO (computing and electronics)|FIFO]]s or other small buffers.

===By feature===
* Zero bus turnaround (ZBT)((snd)) the turnaround is the number of clock cycles it takes to change access to SRAM from ''write'' to ''read'' and vice versa. The turnaround for ZBT SRAMs or the latency between read and write cycle is zero.
* syncBurst (syncBurst SRAM or synchronous-burst SRAM)((snd)) features synchronous burst write access to SRAM to increase write operation to SRAM.
* DDR SRAM((snd)) synchronous, single read/write port, double data rate I/O.
* [[Quad Data Rate SRAM]]((snd)) synchronous, separate read and write ports, quadruple data rate I/O.

==Design==
[[File:SRAM Cell (6 Transistors).svg|thumb|A six-transistor CMOS SRAM cell. WL: word line. BL: bit line.]]
A typical SRAM cell is made up of six [[MOSFET]]s, and is often called a '''((abbr|6T|6 transistor)) SRAM cell'''. Each [[bit]] in the cell is stored on four [[transistor]]s (M1, M2, M3, M4) that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Two additional ''access'' transistors serve to control the access to a storage cell during read and write operations. 6T SRAM is the most common kind of SRAM.<ref name="auto">((Cite book|chapter-url=https://ieeexplore.ieee.org/document/10134887|chapter=A Review of Low-Power Static Random Access Memory (SRAM) Designs |doi=10.1109/DevIC57758.2023.10134887 |s2cid=258984439 |title=2023 IEEE Devices for Integrated Circuit (DevIC) |date=2023 |last1=Rathi |first1=Neetu |last2=Kumar |first2=Anil |last3=Gupta |first3=Neeraj |last4=Singh |first4=Sanjay Kumar |pages=455–459 |isbn=979-8-3503-4726-5 ))</ref> In addition to 6T SRAM, other kinds of SRAM use 4, 5, 7,<ref>((Cite book|url=https://books.google.com/books?id=rMsqBgAAQBAJ&dq=5+transistor+sram&pg=SA1-PA35|title=The VLSI Handbook|first=Wai-Kai|last=Chen|date=October 3, 2018|publisher=CRC Press|isbn=978-1-4200-0596-7 |via=Google Books))</ref> 8, 9,<ref name="auto"/> 10<ref>((Cite journal |doi = 10.1109/JSSC.2007.897148|bibcode = 2007IJSSC..42.2303K|title = A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM|last1 = Kulkarni|first1 = Jaydeep P.|last2 = Kim|first2 = Keejong|last3 = Roy|first3 = Kaushik|journal = IEEE Journal of Solid-State Circuits|volume = 42|issue = 10|pages = 2303|year = 2007|s2cid = 699469))</ref> (4T, 5T, 7T 8T, 9T, 10T SRAM), or more transistors per bit.<ref>((cite web | url=https://ieeexplore.ieee.org/document/5770728 | title=0.45-V operating Vt-variation tolerant 9T/18T dual-port SRAM  | date=March 2011 | pages=1–4 | doi=10.1109/ISQED.2011.5770728 | s2cid=6397769 ))</ref><ref>United States Patent 6975532: [https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20051213&DB=EPODOC&locale=en_EP&CC=US&NR=6975532B1&KC=B1&ND=4 Quasi-static random access memory]</ref><ref>((Cite web | url=http://ietele.oxfordjournals.org/cgi/content/abstract/E90-C/10/1949 | title=Area Optimization in 6T and 8T SRAM Cells Considering Vth Variation in Future Processes -- MORITA et al. E90-C (10): 1949 -- IEICE Transactions on Electronics| url-status=dead | archive-url=https://web.archive.org/web/20081205085037/http://ietele.oxfordjournals.org/cgi/content/abstract/E90-C/10/1949| archive-date=2008-12-05))</ref> Four-transistor SRAM is quite common in stand-alone SRAM devices (as opposed to SRAM used for CPU caches), implemented in special processes with an extra layer of [[polysilicon]], allowing for very high-resistance pull-up resistors.<ref>((cite book |last1=Preston |first1=Ronald P. |chapter=14: Register Files and Caches |chapter-url=http://courses.engr.illinois.edu/ece512/Papers/Preston_2001_CBF.pdf |year=2001 |title=The Design of High Performance Microprocessor Circuits |publisher=IEEE Press |page=290 |access-date=2013-02-01 |archive-date=2013-05-09 |archive-url=https://web.archive.org/web/20130509010902/http://courses.engr.illinois.edu/ece512/Papers/Preston_2001_CBF.pdf |url-status=dead ))</ref> The principal drawback of using 4T SRAM is increased [[CMOS#Power: switching and leakage|static power]] due to the constant current flow through one of the pull-down transistors (M1 or M2).

[[File:SRAM Cell (4 Transistors).svg|thumb|Four-transistor SRAM provides advantages in density at the cost of manufacturing complexity. The resistors must have small dimensions and large values.]]

This is sometimes used to implement more than one (read and/or write) port, which may be useful in certain types of [[video memory]] and [[register file]]s implemented with multi-ported SRAM circuitry.

Generally, the fewer transistors needed per cell, the smaller each cell can be. Since the cost of processing a silicon wafer is relatively fixed, using smaller cells and so packing more bits on one wafer reduces the cost per bit of memory.

Memory cells that use fewer than four transistors are possible; however, such 3T<ref>United States Patent 6975531: [http://www.freepatentsonline.com/6975531.html 6F2 3-transistor DRAM gain cell]</ref><ref>[https://tezzaron.com/3t-iram/ 3T-iRAM(r) Technology]</ref> or 1T cells are DRAM, not SRAM (even the so-called [[1T-SRAM]]).

Access to the cell is enabled by the word line (WL in figure) which controls the two ''access'' transistors M<sub>5</sub> and M<sub>6</sub> which, in turn, control whether the cell should be connected to the bit lines: <span style="text-decoration: overline;">BL</span> and BL. They are used to transfer data for both read and write operations. Although it is not strictly necessary to have two bit lines, both the signal and its inverse are typically provided in order to improve [[noise margin]]s and speed.

During read accesses, the bit lines are actively driven high and low by the inverters in the SRAM cell. This improves SRAM bandwidth compared to DRAMs((snd)) in a DRAM, the bit line is connected to storage capacitors and [[charge sharing]] causes the bit line to swing upwards or downwards. The symmetric structure of SRAMs also allows for [[differential signaling]], which makes small voltage swings more easily detectable. Another difference with DRAM that contributes to making SRAM faster is that commercial chips accept all address bits at a time. By comparison, commodity DRAMs have the address multiplexed in two halves, i.e. higher bits followed by lower bits, over the same package pins in order to keep their size and cost down.

The size of an SRAM with ((mvar|m)) address lines and ((mvar|n)) data lines is ((math|2<sup>''m''</sup>)) words, or ((math|2<sup>''m''</sup>&nbsp;× ''n'')) bits.  The most common word size is 8 bits, meaning that a single byte can be read or written to each of ((math|2<sup>''m''</sup>)) different words within the SRAM chip.  Several common SRAM chips have 11 address lines (thus a capacity of ((math|2<sup>11</sup> ((=)) 2,048 ((=)))) 2[[kibi (binary prefix)|k]] words) and an 8-bit word, so they are referred to as "2k&nbsp;× 8 SRAM".

The dimensions of an SRAM cell on an IC is determined by the [[minimum feature size]] of the process used to make the IC.
((clear))

==SRAM operation==
((manual|section|date=January 2023))
An SRAM cell has three states:

* '''Standby:''' The circuit is idle.
* '''Reading:''' The data has been requested.
* '''Writing:''' Updating the contents.

SRAM operating in read and write modes should  have "readability"  and "write stability", respectively. The three different states work as follows:

===Standby===
If the word line is not asserted, the ''access'' transistors M<sub>5</sub> and M<sub>6</sub> disconnect the cell from the bit lines. The two cross-coupled inverters formed by M<sub>1</sub>((snd))M<sub>4</sub> will continue to reinforce each other as long as they are connected to the supply.

===Reading===
In theory, reading only requires asserting the word line WL and reading the SRAM cell state by a single access transistor and bit line, e.g. M<sub>6</sub>, BL. However, bit lines are relatively long and have large [[parasitic capacitance]]. To speed up reading, a more complex process is used in practice: The read cycle is started by precharging both bit lines BL and <span style="text-decoration: overline;">BL</span>, to high (logic '''1''') voltage. Then asserting the word line WL enables both the access transistors M<sub>5</sub> and M<sub>6</sub>, which causes one bit line BL voltage to slightly drop. Then the BL and <span style="text-decoration: overline;">BL</span> lines will have a small voltage difference between them. A sense amplifier will sense which line has the higher voltage and thus determine whether there was 1 or 0 stored. The higher the sensitivity of the sense amplifier, the faster the read operation. As the NMOS is more powerful, the pull-down is easier. Therefore, bit lines are traditionally precharged to high voltage. Many researchers are also trying to precharge at a slightly low voltage to reduce the power consumption.<ref>((Cite journal|url=https://www.tandfonline.com/doi/full/10.1080/1023697X.2014.970761|title=SRAM precharge system for reducing write power|first1=Hussain Mohammed Dipu|last1=Kabir|first2=Mansun|last2=Chan|date=January 2, 2015|journal=HKIE Transactions|volume=22|issue=1|pages=1–8|via=CrossRef|doi=10.1080/1023697X.2014.970761|s2cid=108574841 ))</ref><ref>((Cite web|url=https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.119.3735|title=CiteSeerX|website=CiteSeerX|citeseerx=10.1.1.119.3735 ))</ref>

===Writing===
The write cycle begins by applying the value to be written to the bit lines. To write a 0, a 0 is applied to the bit lines, such as setting <span style="text-decoration: overline;">BL</span> to 1 and BL to 0. This is similar to applying a reset pulse to an [[Latch (electronic)|SR-latch]], which causes the flip flop to change state. A '''1''' is written by inverting the values of the bit lines. WL is then asserted and the value that is to be stored is latched in. This works because the bit line input-drivers are designed to be much stronger than the relatively weak transistors in the cell itself so they can easily override the previous state of the cross-coupled inverters. In practice, access NMOS transistors M<sub>5</sub> and M<sub>6</sub> have to be stronger than either bottom NMOS (M<sub>1</sub>, M<sub>3</sub>) or top PMOS (M<sub>2</sub>, M<sub>4</sub>) transistors. This is easily obtained as PMOS transistors are much weaker than NMOS when same sized. Consequently, when one transistor pair (e.g.  M<sub>3</sub> and M<sub>4</sub>) is only slightly overridden by the write process, the opposite transistors pair (M<sub>1</sub> and M<sub>2</sub>) gate voltage is also changed. This means that the M<sub>1</sub> and M<sub>2</sub> transistors can be easier overridden, and so on. Thus, cross-coupled inverters magnify the writing process.

===Bus behavior===
[[random-access memory|RAM]] with an access time of 70&nbsp;ns will output valid data within 70&nbsp;ns from the time that the address lines are valid. Some SRAM cells have a "page mode", where words of a page (256, 512, or 1024 words) can be read sequentially with a significantly shorter access time (typically approximately 30&nbsp;ns). The page is selected by setting the upper address lines and then words are sequentially read by stepping through the lower address lines.

== Production challenges ==
With the introduction of the [[FinFET]] transistor implementation of SRAM cells, they started to suffer from increasing inefficiencies in cell sizes. Over the last 30 years (from 1987 to 2017) with a steadily decreasing [[Semiconductor device fabrication|transistor size]] (node size) the footprint-shrinking of the SRAM cell topology itself slowed down, making it harder to pack the cells more densely.<ref name=":0" />

Besides issues with size a significant challenge of modern SRAM cells is a static current leakage. The current, that flows from positive supply (V<sub>dd</sub>), through the cell, and to the ground, increases exponentially when the cell's temperature rises. The cell power drain occurs in both active and idle states, thus wasting useful energy without any useful work done. Even though in the last 20 years the issue was partially addressed by the Data Retention Voltage technique (DRV) with reduction rates ranging from 5 to 10, the decrease in node size caused reduction rates to fall to about 2.<ref name=":0" />

With these two issues it became more challenging to develop energy-efficient and dense SRAM memories, prompting semiconductor industry to look for alternatives such as [[STT-MRAM]] and [[F-RAM]].<ref name=":0" /><ref>((Cite web|last=Walker|first=Andrew|date=February 6, 2019|title=The Race is On|url=https://www.eetimes.com/the-race-is-on/|publisher=[[EE Times]]))</ref>

=== Research ===
In 2019 a French institute reported on a research of an [[Internet of things|IoT]]-purposed [[Semiconductor device fabrication|28nm]] fabricated [[Integrated circuit|IC]].<ref name=":1">((Cite web|last=Reda|first=Boumchedda|date=May 20, 2019|title=Ultra-low voltage and energy efficient SRAM design with new technologies for IoT applications|url=https://tel.archives-ouvertes.fr/tel-03359929/document|publisher=[[Grenoble Alpes University]]))</ref> It was based on [[Silicon on insulator|fully depleted silicon on insulator]]-transistors (FD-SOI), had two-ported SRAM memory rail for synchronous/asynchronous accesses, and selective [[virtual ground]] (SVGND). The study claimed reaching an ultra-low SVGND current in a "sleep" and read modes by finely tuning its voltage.<ref name=":1" />

==See also==
((Commons category multi|SRAM|CMOS_RAM))
* [[Flash memory]]
* [[Miniature Card]], a discontinued SRAM memory card standard
* [[In-memory processing]]

==References==
((Reflist|30em))

((Authority control))

((DEFAULTSORT:Static Random Access Memory))
[[Category:Computer memory]]
[[Category:Types of RAM]]

Pages transcluded onto the current version of this page (help):

Static random-access memory (edit)
Template:Abbr (view source) (protected)
Template:Ambox (view source) (template editor protected)
Template:Anchor (view source) (template editor protected)
Template:Authority control (view source) (template editor protected)
Template:Category handler (view source) (protected)
Template:Citation (view source) (protected)
Template:Citation/make link (view source) (protected)
Template:Citation/styles.css (view source) (template editor protected)
Template:Cite book (view source) (protected)
Template:Cite journal (view source) (protected)
Template:Cite magazine (view source) (protected)
Template:Cite patent (view source) (template editor protected)
Template:Cite patent/authors (view source) (extended confirmed protected)
Template:Cite patent/core (view source) (template editor protected)
Template:Cite web (view source) (protected)
Template:Clear (view source) (protected)
Template:Commons category multi (view source) (template editor protected)
Template:DMCA (view source) (template editor protected)
Template:Dated maintenance category (view source) (template editor protected)
Template:Dated maintenance category (articles) (view source) (template editor protected)
Template:Dead link (view source) (template editor protected)
Template:Distinguish (view source) (template editor protected)
Template:FULLROOTPAGENAME (view source) (template editor protected)
Template:Fix (view source) (protected)
Template:Fix/category (view source) (protected)
Template:Hlist/styles.css (view source) (protected)
Template:Main other (view source) (protected)
Template:Manual (view source) (semi-protected)
Template:Math (view source) (template editor protected)
Template:Memory types (edit)
Template:Mvar (view source) (template editor protected)
Template:Ns has subpages (view source) (protected)
Template:Pagelist (view source) (template editor protected)
Template:Pagetype (view source) (protected)
Template:Plainlist/styles.css (view source) (protected)
Template:Reflist (view source) (protected)
Template:Reflist/styles.css (view source) (protected)
Template:SDcat (view source) (protected)
Template:Short description (view source) (protected)
Template:Short description/lowercasecheck (view source) (protected)
Template:Side box (view source) (template editor protected)
Template:Sidebar with collapsible lists (view source) (template editor protected)
Template:Sister project (view source) (template editor protected)
Template:Snd (view source) (template editor protected)
Template:Spaced en dash (view source) (template editor protected)
Module:Anchor (view source) (template editor protected)
Module:Arguments (view source) (protected)
Module:Authority control (view source) (template editor protected)
Module:Authority control/config (view source) (template editor protected)
Module:Category handler (view source) (protected)
Module:Category handler/blacklist (view source) (protected)
Module:Category handler/config (view source) (protected)
Module:Category handler/data (view source) (protected)
Module:Category handler/shared (view source) (protected)
Module:Check for unknown parameters (view source) (protected)
Module:Citation/CS1 (view source) (protected)
Module:Citation/CS1/COinS (view source) (protected)
Module:Citation/CS1/Configuration (view source) (protected)
Module:Citation/CS1/Date validation (view source) (protected)
Module:Citation/CS1/Identifiers (view source) (protected)
Module:Citation/CS1/Utilities (view source) (protected)
Module:Citation/CS1/Whitelist (view source) (protected)
Module:Citation/CS1/styles.css (view source) (protected)
Module:Disambiguation/templates (view source) (protected)
Module:Distinguish (view source) (template editor protected)
Module:EditAtWikidata (view source) (protected)
Module:Format link (view source) (template editor protected)
Module:Hatnote (view source) (template editor protected)
Module:Hatnote/styles.css (view source) (template editor protected)
Module:Hatnote list (view source) (template editor protected)
Module:Message box (view source) (protected)
Module:Message box/ambox.css (view source) (protected)
Module:Message box/configuration (view source) (protected)
Module:Namespace detect/config (view source) (protected)
Module:Namespace detect/data (view source) (protected)
Module:Navbar (view source) (protected)
Module:Navbar/configuration (view source) (protected)
Module:Navbar/styles.css (view source) (protected)
Module:Navbox (view source) (template editor protected)
Module:Navbox/configuration (view source) (template editor protected)
Module:Navbox/styles.css (view source) (template editor protected)
Module:Ns has subpages (view source) (protected)
Module:Pagelist (view source) (template editor protected)
Module:Pagetype (view source) (protected)
Module:Pagetype/config (view source) (protected)
Module:Pagetype/disambiguation (view source) (protected)
Module:Pagetype/setindex (view source) (protected)
Module:Pagetype/softredirect (view source) (protected)
Module:SDcat (view source) (protected)
Module:Side box (view source) (template editor protected)
Module:Side box/styles.css (view source) (template editor protected)
Module:Sidebar (view source) (template editor protected)
Module:Sidebar/configuration (view source) (template editor protected)
Module:Sidebar/styles.css (view source) (template editor protected)
Module:String (view source) (protected)
Module:TableTools (view source) (protected)
Module:Unsubst (view source) (protected)
Module:Wikitext Parsing (view source) (protected)
Module:Yesno (view source) (protected)

Return to Static random-access memory.

Retrieved from "https://en.wikipedia.org/wiki/Static_random-access_memory"