Cadence Design Systems, Inc.

Cadence headquarters in San Jose, CA
Type	Public company
Traded as	Nasdaq: CDNS Nasdaq-100 component S&P 500 component
Industry	Computer Software
Founded	1988; 35 years ago (1988)
Headquarters	San Jose, California, U.S.
Key people	Anirudh Devgan (President & CEO) Lip-Bu Tan (Executive Chairman)
Revenue	US$3.56 billion (2022)
Operating income	US$1.07 billion (2022)
Net income	US$849 million (2022)
Total assets	US$5.14 billion (2022)
Total equity	US$2.75 billion (2022)
Number of employees	10,200 (Dec 2022)
Website	www.cadence.com
Footnotes / references [1]

Cadence Design Systems, Inc. (stylized as cādence), headquartered in San Jose, California,^[2] is an American multinational computational software company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware, and silicon structures for designing integrated circuits, systems on chips (SoCs), and printed circuit boards.^[3]

History

Cadence Design Systems began as an electronic design automation (EDA) company, formed by the 1988 merger of Solomon Design Automation (SDA), co-founded in 1983 by Richard Newton, Alberto Sangiovanni-Vincentelli, and James Solomon, and ECAD, a public company co-founded by Ping Chao, Glen Antle, and Paul Huang in 1982. SDA's CEO Joseph Costello was appointed as CEO of the newly combined company.^[4]

Following the resignation of Cadence's original CEO Joe Costello in 1997, Jack Harding was appointed CEO.^[5] Ray Bingham was named CEO in 1999.^[6] In 2004, Mike Fister became Cadence's new CEO.^[7]

In 2008, Cadence's board appointed Lip-Bu Tan as acting CEO, after the resignation of Mike Fister; Tan had served on the Cadence board of directors since 2004.^[8] In January 2009, the board of directors of Cadence voted unanimously to confirm Lip-Bu Tan as president and CEO. Tan had been most recently CEO of Walden International, a venture capital firm, where he remains chairman of the firm.^[9]

In April 2021, following a Washington Post report on the use of Cadence and Synopsys technology in the People's Liberation Army's military-civil fusion efforts,^[10] U.S. legislators Michael McCaul and Tom Cotton requested that the United States Department of Commerce tighten controls on the sales of semiconductor manufacturing software.^[11][12]

On December 15, 2021, Anirudh Devgan assumed the role of president & CEO, and Lip-Bu Tan became executive chairman. Devgan joined Cadence in 2012 and was appointed president in 2017.^[13]

Products

The company develops software, hardware and intellectual property (IP) used to design chips,^[14] systems and printed circuit boards.^[15] Cadence also supplies IP covering interfaces, memory, analog, SoC peripherals, and data plane processing units, and develops chip verification technologies including simulators and formal verification tools.

Custom IC technologies

• Virtuoso Platform. Tools for designing full-custom integrated circuits;^[16] includes schematic entry, behavioral modeling (Verilog-AMS), circuit simulation, custom layout, physical verification, extraction, and back-annotation. Used mainly for analog, mixed-signal, RF, and standard-cell designs, but also memory and FPGA designs.
• Spectre X. In June 2019, Cadence introduced Spectre X parallel circuit simulator, so that users could distribute time- and frequency-domain simulations across hundreds of CPUs for faster runtime and speed.^[17]
• AWR is a radio frequency to millimeter wave design environment for designing 5G/wireless products. Used for communications, aerospace and defense, semiconductor, computer, and consumer electronics.^[18][19]

Digital implementation and signoff technologies

• Genus, Innovus, Tempus & Voltus. In March 2020, Cadence announced that its Innovus place and route engine and optimizer were now integrated into Genus Synthesis, with both tools using a common user interface and database.^[20]
• Stratus High-level synthesis tool that creates RTL implementations from C, C++, or SystemC code.^[21]
• Cerebrus. In July 2021, Cadence announced its machine learning-based Cerebrus chip explorer product to automatically optimize the Cadence digital design flow for specified power, performance, and area goals across multiple blocks. Cerebrus utilizes a reinforcement learning approach to increase efficiency each time the optimization process is repeated.^[22][23]

Other Cadence RTL to GDS II tools: Conformal Equivalence Checker, Stratus High-Level Synthesis, Joules Power Analysis, Quantus RC Extraction, Modus AutomaticTest Pattern Generation.^{[citation needed]}

Verification technologies

• Xcelium. Xcelium is a parallel simulator, introduced in 2017, based on a multi-core parallel computing architecture.^[24]
• JasperGold. JasperGold is a formal verification tool, initially introduced in 2003.^[25] In 2019, Cadence announced new machine learning technology to automate JasperGold solver selection and parameterization to achieve faster first-time proofs; additionally to optimize regression runs.^[26]
• Perspec System Verifier. Perspec was announced in 2014, for defining and verifying system-level verification scenarios, and then creating test cases to verify the scenarios using constraint-solving technology.^[27] In mid-2018, Cadence announced that Perspec supported the new Accellera Portable Test and Stimulus Standard (PSS) standard.^[28]
• vManager. vManager is verification management tool for tracking verification process, including coverage, using emulation, simulation, and/or formal technology as the data source(s).^[29][30]
• Palladium. In 2015, Cadence announced the Palladium Z1 Hardware emulation platform,^[31] with over 100 million gates per hour compile speed, and greater than 1 MHz execution for billion-gate designs.^[32] Cadence's Palladium emulator was originally from Cadence's Quickturn acquisition in 1998.^[33] In 2021, Cadence announced Palladium Z2, claiming a 1.5X performance and 2X capacity improvement over the prior Palladium Z1, for more than 18 billion gate+ capacity. Additionally, Cadence claimed Palladium Z2 could compile 10 billion gates in under 10 hours.^[34][35]
• Protium. The Protium FPGA prototyping platform was officially introduced in 2014.^[36] In 2017, Cadence introduced the Protium S1 built on Xilinx Virtex UltraScale FPGAs.^[37] In 2019, Protium X1 rack-based prototyping was introduced,^[38] which Cadence claimed supported a 1.2 billion gate SoCs at around 5 MHz.^[39] Palladium S1/X1 and Protium share a single compilation flow.^[40] In 2021, Protium X2 was announced; Cadence claimed a 1.5X performance and 2X capacity improvement over Protium X1, and that Protium X2 could compile 10 billion gates in under 24 hours.^[41][42]

Intellectual property

Chip design IP targeting areas including memory/storage/high-performance interface protocols (USB or PCIe controllers and PHYs), Tensilica DSP processors for audio, vision, wireless modems, and convolutional neural nets. Tensilica DSP processors IP^[43] include:

Tensilica Vision DSPs for Imaging, Vision, and AI processing;^[44][45] Tensilica HiFi DSPs for Audio/Voice/Speech processing;^[46][47] Tensilica Fusion DSPs for IoT;^[48] Tensilica ConnX DSPs for Radar, Lidar, and Communications processing;^[49][50] and Tensilica DNA Processor Family for AI acceleration^[51][52]

In 2021, Cadence launched the Tensilica AI Platform to accelerate AI SoC development and improve power, performance, and area—targeting mobile, IoT, automotive, intelligent sensor, and industrial AI SoC designs.^[53]

PCB and packaging technologies

• Allegro Platform. Tools for co-design of integrated circuits, packages, and PCBs,^[54] including the Specctra auto-router.
• OrCAD/PSpice. Tools for smaller design teams and individual PCB designers.^[54]
• OrbitIO Interconnect Designer. Die/package planning & route optimization tool.^[55]
• InspectAR. InspectAR uses augmented reality to map out complicated circuit board electronics for real-time labelling of board schematics.^[56]

System analysis

• Sigrity. Tools for signal, power integrity, and thermal integrity analysis and IC package design.^[57]
• Clarity. Cadence introduced Clarity in April 2019, as part of its expansion into system analysis. Clarity is a 3D field solver for electromagnetic analysis, that uses distributed adaptive meshing to partition jobs across on hundreds of cores for gains in speed and capacity.^[58]
• Celsius. In September 2019, Cadence announced Celsius, a parallel architecture thermal solver that uses finite element analysis for solid structures and computational fluid dynamics (CFD) for fluids.^[59]
• Fidelity. Fidelity, formerly known as OMNIS, is a computational fluid dynamics, mesh generation, multi-physics simulation, and optimization product, with established applications in aerospace, automotive, industrial, and marine. (From NUMECA acquisition in 2021.)^[60]
• Fidelity Fine Turbo. Turbomachinery CFD vertical, formerly known as FINE/Turbo. (From NUMECA acquisition in 2021.)
• Fidelity Fine Marine. Marine CFD vertical, formerly known as FINE/Marine. (From NUMECA acquisition in 2021.)
• Fidelity Fine Open. General CFD package, largely succeeded by Fidelity, formerly known as FINE/Open. (From NUMECA acquisition in 2021.)
• Fidelity Pointwise. Computational fluid dynamics (CFD) mesh generation. (From Pointwise acquisition in 2021.)^[61]
• Cascade Technologies, Inc. Hi-fidelity CFD solvers for multiphysics analysis of turbulence fluid flows.^[62]

Recognition

In 2016, Cadence CEO Lip-Bu Tan was awarded the Dr. Morris Chang Exemplary Leadership Award by the Global Semiconductor Alliance.^[63]

In 2019, Investor's Business Daily ranked Cadence Design Systems #5 on its 50 Best Environmental, Social, and Governance (ESG) Companies list.^[64]

In 2020, Fortune Magazine named Cadence to Fortune's "100 Best Companies to Work For list" for the sixth consecutive year.^[65]

Also in 2020, Cadence was ranked #45 in PEOPLE magazine's Companies that Care.^[66]

Sponsorship

In May 2022, McLaren announced a multi-year partnership deal with Cadence.^[67]

Acquisitions

Timeline

The company has also acquired High-Level Design (HLD), UniCAD, CadMOS, Ambit Design Systems, Simplex, Silicon Perspective, Plato, and Get2Chip.

Related

• In 2007, Cadence was rumored to be in talks with Kohlberg Kravis Roberts and Blackstone Group regarding a possible sale of the company.^[112]
• In 2008, Cadence withdrew a $1.6 billion offer to purchase rival Mentor Graphics.^[113]

Lawsuits

• Avanti Corporation
  Main article: Cadence Design Systems, Inc. v. Avanti Corp
  From 1995 until 2002, Cadence was involved in a 6-year-long legal dispute^[114] with Avanti Corporation (brand name "Avant!"), in which Cadence claimed Avanti stole Cadence code, and Avanti denied it. According to Business Week "The Avanti case is probably the most dramatic tale of white-collar crime in the history of Silicon Valley".^[114] The Avanti executives eventually pleaded no contest and Cadence received several hundred million dollars in restitution. Avanti was then purchased by Synopsys, which paid $265 million more to settle the remaining claims.^[115] The case resulted in a number of legal precedents.^[116]
• Aptix Corporation Quickturn Design Systems, a company acquired by Cadence, was involved in a series of legal events with Aptix Corporation. Aptix licensed a patent to Mentor Graphics and the two companies jointly sued Quickturn over an alleged patent infringement. Amr Mohsen, CEO of Aptix, forged and tampered with legal evidence and was subsequently charged with conspiracy, perjury, and obstruction of justice. Mohsen was arrested after violating his bail agreement by attempting to flee the country. While in jail, Mohsen plotted to intimidate witnesses and kill the federal judge presiding over his case.^[117] Mohsen was further charged with attempting to delay a federal trial by feigning incompetency.^[118][119] Due to the overwhelming misconduct, the judge ruled the lawsuit as unenforceable and Mohsen was sentenced to 17 years in prison.^[120] Mentor Graphics subsequently sued Aptix to recoup legal costs. Cadence also sued Mentor Graphics and Aptix to recover legal costs.^[121]
• Berkeley Design Automation In 2013, Cadence sued Berkeley Design Automation (BDA) for circumvention of a license scheme to link its Analog FastSpice (AFS) simulator to Cadence's Analog Design Environment (Virtuoso ADE).^[122] The lawsuit was settled less than one year later with an undisclosed payment of BDA and a multi-year agreement to support interoperability of AFS with ADE through Cadence's official interface. BDA was bought by Mentor Graphics a few months later.^[123]

Notable persons

• Alberto Sangiovanni-Vincentelli, co-founder^[124]
• Richard Newton, co-founder
• James Solomon, co-founder
• Ken Kundert, fellow. Creator of the Spectre circuit simulation family of products (including SpectreRF) and the Verilog-A analog hardware description language
• Joseph Costello, CEO, 1988–1997
• Lip-Bu Tan, CEO, 2009–2021
• Anirudh Devgan, President 2017–2021, President and CEO, 2021–present
• Penny Herscher