You do not have permission to edit this page, for the following reasons:

This IP address has been blocked from editing Wikipedia.
This does not affect your ability to read Wikipedia pages.
Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

The IP address or range 54.163.0.0/16 has been blocked (disabled) by ‪Blablubbs‬ for the following reason(s):

The IP address that you are currently using has been blocked because it is believed to be a web host provider or colocation provider. To prevent abuse, web hosts and colocation providers may be blocked from editing Wikipedia.
You will not be able to edit Wikipedia using a web host or colocation provider because it hides your IP address, much like a proxy or VPN.
We recommend that you attempt to use another connection to edit. For example, if you use a proxy or VPN to connect to the internet, turn it off when editing Wikipedia. If you edit using a mobile connection, try using a Wi-Fi connection, and vice versa. If you are using a corporate internet connection, switch to a different Wi-Fi network. If you have a Wikipedia account, please log in.
If you do not have any other way to edit Wikipedia, you will need to request an IP block exemption.

How to appeal if you are confident that your connection does not use a colocation provider's IP address:
If you are confident that you are not using a web host, you may appeal this block by adding the following text on your talk page: ((unblock|reason=Caught by a colocation web host block but this host or IP is not a web host. My IP address is _______. Place any further information here. ~~~~)). You must fill in the blank with your IP address for this block to be investigated. Your IP address can be determined here. Alternatively, if you wish to keep your IP address private you can use the unblock ticket request system. There are several reasons you might be editing using the IP address of a web host or colocation provider (such as if you are using VPN software or a business network); please use this method of appeal only if you think your IP address is in fact not a web host or colocation provider.

Administrators: The IP block exemption user right should only be applied to allow users to edit using web host in exceptional circumstances, and requests should usually be directed to the functionaries team via email. If you intend to give the IPBE user right, a CheckUser needs to take a look at the account. This can be requested most easily at SPI Quick Checkuser Requests. Unblocking an IP or IP range with this template is highly discouraged without at least contacting the blocking administrator.

This block will expire on 17:28, 10 March 2024.

Even when blocked, you will usually still be able to edit your user talk page, as well as email administrators and other editors.

For information on how to proceed, please read the FAQ for blocked users and the guideline on block appeals. The guide to appealing blocks may also be helpful.

Other useful links: Blocking policy · Help:I have been blocked
Your IP address is in a range that has been blocked on all Wikimedia Foundation wikis. The block was made by ‪Jon Kolbert‬. The reason given is Open proxy/Webhost: See the help page if you are affected .
- Start of block: 18:27, 12 November 2023
- Expiry of block: 18:27, 12 November 2028
Your current IP address is 54.163.179.242. The blocked range is 54.163.0.0/16. Please include all above details in any queries you make. If you believe you were blocked by mistake, you can find additional information and instructions in the No open proxies global policy. Otherwise, to discuss the block please post a request for review on Meta-Wiki. You could also send an email to the stewards VRT queue at stewards@wikimedia.org including all above details.

You can view and copy the source of this page:

((Multiple issues|
((More citations needed|date=January 2012))
((Technical|date=October 2010))
((Update|date=January 2017))
))
'''No instruction set computing''' ('''NISC''') is a computing architecture and compiler technology for designing highly efficient custom processors and hardware accelerators by allowing a compiler to have low-level control of hardware resources.

== Overview ==
NISC is a statically scheduled horizontal nanocoded architecture (SSHNA). The term "statically scheduled" means that the [[Scheduling (computing)|operation scheduling]] and [[Hazard (computer architecture)|Hazard]] handling are done by a [[compiler]]. The term "horizontal nanocoded" means that NISC does not have any predefined [[instruction set]] or [[microcode]]. The compiler generates nanocodes which directly control [[functional unit]]s, [[Processor register|register]]s and [[multiplexer]]s of a given [[datapath]]. Giving low-level control to the compiler enables better utilization of datapath resources, which ultimately result in better performance. The benefits of NISC technology are:
* Simpler controller: no hardware scheduler, no instruction decoder
* Better performance: more flexible architecture, better resource utilization
* Easier to design: no need for designing instruction-sets

The instruction set and controller of [[Central processing unit|processor]]s are the most tedious and time-consuming parts to design. By eliminating these two, design of custom processing elements become significantly easier.

Furthermore, the datapath of NISC processors can even be generated automatically for a given application. Therefore, designer's productivity is improved significantly.

Since NISC datapaths are very efficient and can be generated automatically, NISC technology is comparable to [[High-level synthesis|high level synthesis]] (HLS) or [[C to HDL]] synthesis approaches. In fact, one of the benefits of this architecture style is its capability to bridge these two technologies (custom processor design and HLS).

==Zero instruction set computer==
In [[computer science]], '''zero instruction set computer''' ('''ZISC''') refers to a [[computer architecture]] based solely on [[pattern matching]] and absence of [[instruction (computer science)|(micro-)instructions]] in the classical((clarify|reason=What would be an example of a non-classical micro-instruction?|date=December 2016))<!-- some confusion here could probably be resolved by updating the instruction article --> sense. These chips are known for being thought of as comparable to the [[neural network]]s, being marketed for the number of "synapses" and "neurons".<ref name="BrainChip"/> The [[acronym and initialism|acronym]] ZISC alludes to [[reduced instruction set computer]] (RISC).((citation needed|date=December 2016))

ZISC is a hardware implementation of [[Kohonen network]]s (artificial neural networks) allowing massively parallel processing of very simple data (0 or 1). This hardware implementation was invented by Guy Paillet<ref name="Neuron circuit">((Cite web|url=https://patents.google.com/patent/US5621863|title = Neuron circuit))</ref> and Pascal Tannhof (IBM),<ref>((cite web |url=https://www.researchgate.net/profile/Pascal-Tannhof |title=Profile: Pascal Tannhof |website=[[ResearchGate]]))</ref><ref name="Neuron circuit"/> developed in cooperation with the IBM chip factory of [[Essonnes]], in France, and was commercialized by IBM.

The ZISC architecture alleviates the [[memory bottleneck]]((clarify|date=December 2016)) by blending pattern memory with pattern learning and recognition logic.((how|date=December 2016)) Their massively [[parallel computing]] solves the ((Clarify|text="[[Winner-take-all in action selection|winner takes all problem in action selection]]"|post-text=from [[Winner-take-all (computing)|Winner-takes-all]] problem in [[Artificial neural network|Neural Network]]s|reason=Per [https://web.archive.org/web/20170101001452/https://pdfs.semanticscholar.org/1e0c/54bd88223e009997a04dcd2a0f3fa0af3848.pdf source], [[Winner-take-all (computing)|Winner-takes-all]] is defined as a different principle from [[Winner-take-all in action selection]], but both are relevant to [[Artificial neural network|Neural Network]]s|date=December 2016)) by allotting each "neuron" its own memory and allowing simultaneous problem-solving the results of which are settled up disputing with each other.<ref name="Gigaom"/>

===Applications and controversy===
According to [[TechCrunch]], software emulations of these types of chips are currently used for image recognition by many large tech companies, such as [[Facebook]] and [[Google]]. When applied to other miscellaneous pattern detection tasks, such as with text, results are said to be produced in microseconds even with chips released in 2007.<ref name="BrainChip"/>

Junko Yoshida, of the ''[[EE Times]]'', compared the NeuroMem chip with "The Machine", a machine capable of being able to predict crimes from scanning people's faces, from [[Person of Interest (TV series)]] describing it as "the heart of [[big data]]" and "foreshadow[ing] a real-life escalation in the era of massive data collection".<ref name="NeuroMem"/>

== History ==
In the past, microprocessor design technology evolved from [[complex instruction set computer]] (CISC) to [[reduced instruction set computer]] (RISC). In the early days of the computer industry, compiler technology did not exist and programming was done in [[assembly language]]. To make programming easier, computer architects created complex instructions which were direct representations of high level functions of high level programming languages. Another force that encouraged instruction complexity was the lack of large memory blocks.

As compiler and memory technologies advanced, RISC architectures were introduced. RISC architectures need more instruction memory and require a compiler to translate high-level languages to RISC assembly code. Further advancement of compiler and memory technologies leads to emerging [[very long instruction word]] (VLIW) processors, where the compiler controls the schedule of instructions and handles data hazards.

NISC is a successor of VLIW processors. In NISC, the compiler has both horizontal and vertical control of the operations in the datapath. Therefore, the hardware is much simpler. However the control memory size is larger than the previous generations. To address this issue, low-overhead compression techniques can be used.

== See also ==
* [[C to HDL]]
* [[Content-addressable memory]]
* [[Reduced instruction set computer]]
* [[Complex instruction set computer]]
* [[One-instruction set computer]]
* [[TrueNorth]]

==References==
((Reflist|refs=
<ref name="BrainChip">((cite web |title=The Ongoing Quest For The 'Brain' Chip |author-first=Philippe |author-last=Lambinet |publisher=[[TechCrunch]] |url=https://techcrunch.com/2015/01/31/the-ongoing-quest-for-the-brain-chip/))</ref>
<ref name="Gigaom">((cite web |title=Make way for more brain-based chips |author-first=Stacey |author-last=Higginbotham |date=14 November 2011 |publisher=[[Gigaom]] |url=https://gigaom.com/2011/11/14/make-way-for-more-brain-based-chips/))</ref>
<ref name="NeuroMem">((cite web |title=NeuroMem IC Matches Patterns, Sees All, Knows All |author-first=Junko |author-last=Yoshida |publisher=[[EE Times]] |url=https://www.eetimes.com/document.asp?doc_id=1325690))</ref>
))

== Further reading ==
*Chapter 2. ((Cite book|isbn=978-1402058684 |title=Designing Embedded Processors: A Low Power Perspective: By: Jörg Henkel, Sri Parameswaran |last1=Henkel |first1=Jörg |last2=Parameswaran |first2=Sri |date=11 July 2007 ))

==External links==
* [http://www.google.com/patents/US5621863 US Patent for ZISC hardware], issued to IBM/G.Paillet on April 15, 1997
* [https://doi.org/10.1023%2FA%3A1021990410058 Image Processing Using RBF like Neural Networks: A ZISC-036 Based Fully Parallel Implementation Solving Real World and Real Complexity Industrial Problems] by K. Madani, G. de Trémiolles, and P. Tannhof
* [http://www.lsmarketing.com/LSMFiles/9809-ai1.htm From CISC to RISC to ZISC] by S. Liebman on lsmarketing.com
* [https://web.archive.org/web/20060527023259/http://www.aboutai.net/DesktopDefault.aspx?article=aa071800a.htm&tabid=2 Neural Networks on Silicon] at aboutAI.net
* ((curlie|Computers/Hardware/Components/Processors/ZISC))
* [https://patentscope.wipo.int/search/zh/detail.jsf;jsessionid=2EEDB543070890EAD531331F04F3C2DB.wapp2nB?docId=FR290835374&_cid=P21-K8UX94-10474-3 French Patent Request] NISC for purely applicative engine - the sole operation of application (no lambda-calculus that is a particular case of quasi-applicative systems with two operations : application and abstraction - Curry 1958 p.&nbsp;31)

((CPU technologies))

((DEFAULTSORT:No Instruction Set Computing))
[[Category:Electronic design]]
[[Category:Central processing unit]]
[[Category:Instruction processing]]

Pages transcluded onto the current version of this page (help):

No instruction set computing (edit)
Template:Ambox (view source) (template editor protected)
Template:Ambox globe (view source) (template editor protected)
Template:Ambox globe current red (view source) (template editor protected)
Template:CPU technologies (edit)
Template:Category handler (view source) (protected)
Template:Citation needed (view source) (protected)
Template:Cite book (view source) (protected)
Template:Cite web (view source) (protected)
Template:Clarify (view source) (template editor protected)
Template:Curlie (view source) (template editor protected)
Template:Delink (view source) (template editor protected)
Template:Find sources mainspace (view source) (template editor protected)
Template:Fix (view source) (protected)
Template:Fix-span (view source) (template editor protected)
Template:Fix/category (view source) (template editor protected)
Template:Hlist/styles.css (view source) (protected)
Template:How (view source) (semi-protected)
Template:Main other (view source) (protected)
Template:More citations needed (view source) (template editor protected)
Template:Multiple issues (view source) (template editor protected)
Template:Multiple issues/styles.css (view source) (template editor protected)
Template:Navbox (view source) (template editor protected)
Template:Processor technologies (edit)
Template:Reflist (view source) (protected)
Template:Reflist/styles.css (view source) (protected)
Template:SUBJECTSPACE formatted (view source) (template editor protected)
Template:Technical (view source) (template editor protected)
Template:Update (view source) (template editor protected)
Module:Arguments (view source) (protected)
Module:Category handler (view source) (protected)
Module:Category handler/blacklist (view source) (protected)
Module:Category handler/config (view source) (protected)
Module:Category handler/data (view source) (protected)
Module:Category handler/shared (view source) (protected)
Module:Check for unknown parameters (view source) (protected)
Module:Citation/CS1 (view source) (protected)
Module:Citation/CS1/COinS (view source) (protected)
Module:Citation/CS1/Configuration (view source) (protected)
Module:Citation/CS1/Date validation (view source) (protected)
Module:Citation/CS1/Identifiers (view source) (protected)
Module:Citation/CS1/Utilities (view source) (protected)
Module:Citation/CS1/Whitelist (view source) (protected)
Module:Citation/CS1/styles.css (view source) (protected)
Module:DecodeEncode (view source) (template editor protected)
Module:Delink (view source) (template editor protected)
Module:Find sources (view source) (template editor protected)
Module:Find sources/config (view source) (template editor protected)
Module:Find sources/links (view source) (template editor protected)
Module:Find sources/templates/Find sources mainspace (view source) (template editor protected)
Module:Message box (view source) (protected)
Module:Message box/ambox.css (view source) (protected)
Module:Message box/configuration (view source) (protected)
Module:Namespace detect/config (view source) (protected)
Module:Namespace detect/data (view source) (protected)
Module:Navbar (view source) (protected)
Module:Navbar/configuration (view source) (protected)
Module:Navbar/styles.css (view source) (protected)
Module:Navbox (view source) (template editor protected)
Module:Navbox/configuration (view source) (template editor protected)
Module:Navbox/styles.css (view source) (template editor protected)
Module:String (view source) (protected)
Module:Unsubst (view source) (protected)
Module:Yesno (view source) (protected)

Return to No instruction set computing.

Retrieved from "https://en.wikipedia.org/wiki/No_instruction_set_computing"